QUARTUS II 总是提示错误代码10170 求求大神啊

[qq_42354634]

module register(opc_iraddr,data,ena,clk1,rst);
output [15:0] opc_iraddr;
input [7:0] data;
input ena, clk1, rst;
reg [15:0] opc_iraddr;
reg state;

always @(posedge clk1)
begin
if(rst)
begin
opc_iraddr<=16'b0000_0000_0000_0000;
state<=1'b0;
end
else
begin
if(ena) //如果加载指令寄存器信号load_ir到来，
begin //分两个时钟每次8位加载指令寄存器
casex(state) //先高字节，后低字节
1’b0: begin
opc_iraddr[15:8]<=data;
state<=1;
end
1’b1: begin
opc_iraddr[7:0]<=data;
state<=0;
end
default: begin
opc_iraddr[15:0]<=16'bxxxxxxxxxxxxxxxx;
state<=1'bx;
end
endcase
end
else
state<=1'b0;
end
end
endmodule

错误：
Error (10170): Verilog HDL syntax error at register.v(20) near text ?
Error (10170): Verilog HDL syntax error at register.v(20) near text "?; expecting ":", or ","
Error (10170): Verilog HDL syntax error at register.v(20) near text ?
Error (10170): Verilog HDL syntax error at register.v(24) near text ?
Error (10170): Verilog HDL syntax error at register.v(24) near text "?; expecting ":", or ","
Error (10170): Verilog HDL syntax error at register.v(24) near text ?
Error (10112): Ignored design unit "register" at register.v(1) due to previous errors
Info: Found 0 design units, including 0 entities, in source file register.v
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 0 warnings
Error: Peak virtual memory: 318 megabytes
Error: Processing ended: Wed Jun 27 22:20:52 2018
Error: Elapsed time: 00:00:01
Error: Total CPU time (on all processors): 00:00:01
Error: Quartus II Full Compilation was unsuccessful. 9 errors, 0 warnings

[我是Trustintruth]

建议检查一下20行到24行有没有中文符号，有可能是单引号，冒号，或者是分号的问题