18bit serdes design guide下载

weixin_39821260 2019-08-03 01:30:22
The DS92LV18 and SCAN921821 are members of National’s robust and easyto-
use Bus LVDS serializer/deserializer (SerDes) family already popular in a
wide variety of telecom, datacom, industrial, and commercial backplane/cable
interconnect applications. They are similar to the original 10- and 16- bit
相关下载链接：//download.csdn.net/download/zxp_mingren/4241128?utm_source=bbsseo
...全文
10 回复 打赏 收藏 举报
写回复
回复
切换为时间正序
当前发帖距今超过3年，不再开放新的回复
发表回复
相关推荐
18bit serdes design guide
LVDS SerDes products, but provide a wider, 18-bit data bus payload to support not only byte-oriented data but also carry other information such as parity, frame, control, status, sync, low frequency ...
BCM5461详细开发资料
• RTBI (Reduced pin count version of Ten Bit Interface): 1000-Mbps operation with 2.5V I/Os) • SGMII (Serial GMII): 1000/100/10 The BCM5461S is an unshielded twisted pair (UTP) Gigabit Ethernet ...
（转载）7系列高速收发器总结 GTP IP核配置篇
很多Xilinx IP核都有Shared Logic，我理解是一些重用的部分，当多个地方需要用到这些资源时，将其放置在example design中可以节约硬件资源。 2 Line Rate,RefClk Selection 　 这一页比较重要。高速收发器支持...
AGM FPGA Series
Features High-density architecture with 10K LEs M9K embedded memory blocks, up to 414Kbits of RAM space Up to 23 18 x 18-bit embedded multipliers are each configurable as two independent 9 x 9-bit ...
PCB设计十大误区-绕不完的等长
我最喜欢里面的一句话： http://www.edadoc.com/cn/TechnicalArticle/Show.aspx?id=780 "We are engineers.  We are supposed to think." 也喜欢文章里面说的，搞清楚什么是“Design Guide”，什么是“Spec” 等长...
发帖
下载资源悬赏专区

1.1w+

社区成员

1090.0w+

社区内容

CSDN 下载资源悬赏专区
其他 技术论坛（原bbs）
社区管理员
  • 下载资源悬赏专区社区
加入社区
帖子事件
创建了帖子
2019-08-03 01:30
社区公告
暂无公告