19,502
社区成员
发帖
与我相关
我的任务
分享Error (10170): V 、、error at 115.v(1) near text "115"; expecting a indentifier
麻烦大家帮我看一下下面的error是为什么？？
Info: Running Quartus II 32-bit Analysis & Synthesis
Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
Info: Processing started: Tue Jan 19 16:53:03 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 115 -c 115
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Error (10170): Verilog HDL syntax error at 115.v(1) near text "115"; expecting an identifier
Info (12021): Found 0 design units, including 0 entities, in source file 115.v
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings
Error: Peak virtual memory: 298 megabytes
Error: Processing ended: Tue Jan 19 16:53:04 2016
Error: Elapsed time: 00:00:01
Error: Total CPU time (on all processors): 00:00:01
Info: Running Quartus II 32-bit Analysis & Synthesis
Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
Info: Processing started: Tue Jan 19 16:53:03 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 115 -c 115
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Error (10170): Verilog HDL syntax error at 115.v(1) near text "115"; expecting an identifier
Info (12021): Found 0 design units, including 0 entities, in source file 115.v
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings
Error: Peak virtual memory: 298 megabytes
Error: Processing ended: Tue Jan 19 16:53:04 2016
Error: Elapsed time: 00:00:01
Error: Total CPU time (on all processors): 00:00:01
...全文
请发表友善的回复…
发表回复
91program 2016-01-19
- 打赏
- 举报
不懂。建议 LZ 重点看看这句：
Error (10170): Verilog HDL syntax error at 115.v(1) near text "115"; expecting an identifier
Info (12021): Found 0 design units, including 0 entities, in source file 115.v
