在PXA270的BootLoader中使用USB的问题

2009-01-07 02:49:28 337 阅读 AI 写同款 · GEO 优化AI 选题数据监测一键分发 ›

笔记本用PCIE转并口卡连接H-JTAG烧写PXA270 NOR Flash 需要用笔记本调试PXA270，但是网上买的仿真器都很贵，最便宜的也要750块，太贵了买不起。淘宝搜索发现最便宜的是并口H-JTAG（13块），而笔记本又没有并口。想起来，以前在学校的时候，USB的xilinx下载线还很贵（现在山寨了，便宜了），有的同学购买了EXPRESS的并口转接卡，所以到淘宝搜索发现，有最便宜的54mm ESPRESS 1并口和1串口转接卡（160块），介绍说，这个是真真的并口阅读详情

原270开发板商给了一个BootLoader源码，没实现USB下载

但里面有一些USB 的操作代码，拿过来用时缺少些头文件

如下面两个

#include "xllp_udc.h"
#include "xllp_udc_os_depend.h"

这些文件其实都是Intel写的，与开发板商一点关系都没

在网上翻了半天，发现这些文件可能来源于 PXA270@winCE6.0的BSP包中

而我现在是用WinCE5.0,哪位大大恰好有这些文件能否发给我一份？最好把哪个 ..\XLLP\ 一起给

邮箱为：emm386@tom.com 或在回复里加文件也行,非常感谢您的帮助

这些文件可能位于 ..\INTEL\PXA27X\XLLP\INC 目录下

...全文

删除win10电脑U盘使用记录手工删除：和查看的方法类似，分三步，缺一不可，顺序也不能反！第一步设置环境变量，变量名为“devmgr_show_nonpresent_devices”，值为“1”。第二步打开设备管理器，勾上“查看”菜单中的“显示隐藏设备”。如果之前已经打开设备管理器，则要关了，重新打开。第三步清除“磁盘驱动器”、“存储卷”、“通用串行总线控制器”3个栏目下所有的灰色的图标，注意是所有！右键点击灰色图标，然后选择“卸载”。成功：结果USBSTOR 没有了 ... 阅读详情

skertone

嵌入开发(WinCE) 19,524 成员 41,565 内容

+ 关注 + 加入社区

切换为时间正序

wangxin_801115 2009-01-09

打赏
举报

#include "xllp_udc_os_depend.h" 这个我没有

wangxin_801115 2009-01-09

打赏
举报

void XllpUdcGetStatusInterrupt (P_XLLP_UDC_T pUdcHandle,
XLLP_UDC_INTERRUPTS_T udcEndpointNum,
XLLP_UDC_EP_INTERRUPT_TYPE_T interruptType,
P_XLLP_UINT32_T intStatus);
void XllpUdcBuildListOfActiveEndpoints (P_XLLP_UDC_T pUdcHandle,
XLLP_UINT32_T configuration,
XLLP_UINT32_T interfacex,
XLLP_UINT32_T settings,
P_XLLP_UINT32_T pNumActiveEndpoints);
void XllpUdcControlProcessIdle (P_XLLP_UDC_T pUdcHandle,
P_XLLP_UINT32_T pControlXferStatus);

void XllpUdcControlProcessOutData (P_XLLP_UDC_T pUdcHandle,
P_XLLP_UINT32_T pControlXferStatus);
void XllpUdcControlProcessInData (P_XLLP_UDC_T pUdcHandle,
P_XLLP_UINT32_T pControlXferStatus);
void XllpUdcControlProcessEndXfer (P_XLLP_UDC_T pUdcHandle,
P_XLLP_UINT32_T pControlXferStatus);
void XllpUdcEp0InterruptHandler (P_XLLP_UDC_T pUdcHandle);
void XllpUdcBusDevSoftConnect (XLLP_BOOL_T connect);
void XllpUdcForceEndpointStall (P_XLLP_UDC_T pUdcHandle,
XLLP_UDC_EP_T udcEndpointNum);
void XllpUdcFlashEndpointFifo (P_XLLP_UDC_T pUdcHandle,
XLLP_UDC_EP_T udcEndpointNum);
void XllpUdcFillFifo (P_XLLP_UDC_T pUdcHandle,
XLLP_UDC_EP_T udcEndpointNum,
XLLP_BOOL_T enableZLP);
void XllpUdcUnloadFifo (P_XLLP_UDC_T pUdcHandle,
XLLP_UDC_EP_T udcEndpointNum);
void XllpUdcConfigInterruptHandler (P_XLLP_UDC_T pUdcHandle);
XLLP_STATUS_T XllpUdcHWSetup (P_XLLP_UDC_T pUdcHandle);
XLLP_STATUS_T XllpUdcHWShutdown (P_XLLP_UDC_T pUdcHandle);
void XllpUdcSWInit (P_XLLP_UDC_T pUdcHandle, P_XLLP_UDC_REGISTERS_T pRegs);

#endif /* _xllp_udc_h */

wangxin_801115 2009-01-09

打赏
举报

// UDC Registers
typedef struct XLLP_UDC_REGISTERS_S {
XLLP_VUINT32_T UDCCR; // UDC Control Register
XLLP_VUINT32_T UDCICR0; // UDC Interrrupt Control Register 0
XLLP_VUINT32_T UDCICR1; // UDC Interrrupt Control Register 1
XLLP_VUINT32_T UDCISR0; // UDC Interrrupt Status Register 0
XLLP_VUINT32_T UDCISR1; // UDC Interrrupt Status Register 1
XLLP_VUINT32_T UDCFNR; // UDC Frame Number Register
XLLP_VUINT32_T UDCOTGICR; // UDC OTG Interrupt Control Register
XLLP_VUINT32_T UDCOTGISR; // UDC OTG Interrupt Status Register
XLLP_VUINT32_T UP2OCR; // UDC Port 2 Output Control Register
XLLP_VUINT32_T UP3OCR; // UDC Port 2 Output Control Register
XLLP_VUINT32_T RESERVED0[54]; // Reserved 0x40600028-0x406000FF
XLLP_VUINT32_T UDCCSR[24]; // UDC Control/Status registers 0, A-X
XLLP_VUINT32_T RESERVED1[40]; // Reserved 0x4060015F-0x406001FF
XLLP_VUINT32_T UDCBCR[24]; // UDC Byte Count Registers 0, A-X
XLLP_VUINT32_T RESERVED2[40]; // Reserved 0x4060025F-0x406002FF
XLLP_VUINT32_T UDCDR[24]; // UDC Data Registers 0, A-X
XLLP_VUINT32_T RESERVED3[40]; // Reserved 0x4060035F-0x406003FF,
XLLP_VUINT32_T UDCCRZ[24]; // Reserved 0x40600400-0x40600403,
// 23 UDC Configuration Registers A-X
} XLLP_UDC_REGISTERS_T, *P_XLLP_UDC_REGISTERS_T;

// Note:
// Reserved 0x4060045F-0x406FFFFF

// UDC Endpoint Configuration Structure
typedef struct XLLP_UDC_EP_CONFIG_TABLE_S {
XLLP_UDC_EP_T udcEndpointNum; // UDC Endpoint Number: (0-23)
XLLP_UINT8_T usbConfigNum; // Usb Configuration Number: (1-3)
XLLP_UINT8_T usbInterfaceNum; // Usb Interface Number: (1-7)
XLLP_UINT8_T usbIntAltSettingsNum; // Usb Interface Alternate Settings Number: (1-7)
XLLP_UDC_USB_EP_T usbEndpointNum; // Usb Endpoint Number: (1-15)
XLLP_UDC_EP_TYPE_T usbEndpointType; // Usb Endpoint type: Bulk, Iso, Interrupt
XLLP_UDC_EP_DIR_T usbEndpointDirection; // Usb Endpoint direction: IN, OUT
XLLP_UINT16_T maxPacketSize; // Max. Packet Size: (1-1023)
XLLP_UDC_EP_DOUBLE_BUFF_T doubleBuffEnabled; // Double Buffering Enabled if set to one
XLLP_UDC_EP_ENABLED_T endpointEnabled; // Endpoint Enabled if set to one
XLLP_UINT32_T endpointConfigValue; // Endpoint Configuration Register Value
} XLLP_UDC_EP_CONFIG_TABLE_T, *P_XLLP_UDC_EP_CONFIG_TABLE_T;

typedef struct XLLP_UDC_USB_BIND_ENDPOINTS_S {
XLLP_UDC_EP_T udcEndpointNum; // UDC Endpoint Number: (0-23)
XLLP_UDC_USB_EP_T usbEndpointNum; // Usb Endpoint Number: (1-15)
} XLLP_UDC_USB_BIND_ENDPOINTS_T;

// UDC Handle Structure
typedef struct XLLP_UDC_S {
P_XLLP_UDC_REGISTERS_T pRegsBase; // Pointer to UDC's registers
P_XLLP_UDC_EP_CONFIG_TABLE_T pConfigTable; // Pointer to the Endpoints Config. table
XLLP_UDC_USB_BIND_ENDPOINTS_T listOfActiveEndpoints[XLLP_UDC_USB_MAX_EP_NUM];
// Used to keep track of endpoints in the active configuration
XLLP_UDC_INT_STATISTICS_T interruptStat; // Used to keep track ot the interrupts statistics
XLLP_UDC_XFER_T EpXferTable[XLLP_UDC_MAX_EP_NUM]; // Used to support the transfers
XLLP_UDC_USB_CTRL_XFER_T controlXfer; // Used to process control transfers
XLLP_UDC_VENDOR_REQ_DATA_T vendorReq; // Used to process vendor requests
XLLP_BOOL_T enableDma; // Selects DMA to service FIFOs if set
XLLP_BOOL_T setupComplete; // Used to track the complition of the setup
XLLP_BOOL_T enumerateComplete; // Used to track the complition of the enumerate command
XLLP_BOOL_T cableAttached; // Used to monitor the cable attachment and disconnect
XLLP_UINT8_T usbConfigNumActive; // Active Usb Configuration Number: (1-3)
XLLP_UINT8_T usbInterfaceNumActive; // Active Usb Interface Number: (1-7)
XLLP_UINT8_T usbIntAltSettingsNumActive; // Active Usb Interface Alternate Settings Number: (1-7)
} XLLP_UDC_T, *P_XLLP_UDC_T;

/*
************************************************************************************
* FUNCTION PROTOTYPES
************************************************************************************
*/
void XllpUdcComputeConfigRegisterValueSingle (
XLLP_UDC_EP_T udcEndpointNum,
XLLP_UINT8_T usbConfigNum,
XLLP_UINT8_T usbInterfaceNum,
XLLP_UINT8_T usbIntAltSettingsNum,
XLLP_UDC_USB_EP_T usbEndpointNum,
XLLP_UDC_EP_TYPE_T usbEndpointType,
XLLP_UDC_EP_DIR_T usbEndpointDirection,
XLLP_UINT16_T maxPacketSize,
XLLP_UDC_EP_DOUBLE_BUFF_T doubleBuffEnabled,
XLLP_UDC_EP_ENABLED_T endpointEnabled,
P_XLLP_UINT32_T pEndpointConfigRegValue);
void XllpUdcComputeConfigRegisterValue (P_XLLP_UDC_EP_CONFIG_TABLE_T pEndpointsConfigTable,
P_XLLP_UINT32_T pEndpointConfigRegValue);
XLLP_STATUS_T XllpUdcConfigureEndpoints (P_XLLP_UDC_T pUdcHandle);
void XllpUdcEnableInterrupt (P_XLLP_UDC_T pUdcHandle,
XLLP_UDC_INTERRUPTS_T udcEndpointNum,
XLLP_UDC_EP_INTERRUPT_TYPE_T interruptType);
void XllpUdcDisableInterrupt (P_XLLP_UDC_T pUdcHandle,
XLLP_UDC_INTERRUPTS_T udcEndpointNum,
XLLP_UDC_EP_INTERRUPT_TYPE_T interruptType);
void XllpUdcClearInterrupt (P_XLLP_UDC_T pUdcHandle,
XLLP_UDC_INTERRUPTS_T udcEndpointNum,
XLLP_UDC_EP_INTERRUPT_TYPE_T interruptType);

wangxin_801115 2009-01-09

打赏
举报

// Enumerate UDC Transfers Types
typedef enum XLLP_UDC_EP_TYPE_E
{
CNTRL = 0x00,
ISO = 0x01,
BULK = 0x02,
INTERPT = 0x03
} XLLP_UDC_EP_TYPE_T;

// Enumerate UDC Endpoint Direction
typedef enum XLLP_UDC_EP_DIR_E
{
OUTx = 0x00,
INx = 0x01
} XLLP_UDC_EP_DIR_T;

// Enumerate UDC Endpoint Max. Packet Size
typedef enum XLLP_UDC_EP_MPS_E
{
MPS_CNTRL_8 = 8,
MPS_CNTRL_16 = 16,
MPS_BULK_8 = 8,
MPS_BULK_16 = 16,
MPS_BULK_32 = 32,
MPS_BULK_64 = 64,
MPS_INT_8 = 8,
MPS_INT_16 = 16,
MPS_INT_32 = 32,
MPS_INT_64 = 64,
MPS_ISO_256 = 256,
MPS_ISO_512 = 512,
MPS_ISO_1023 = 1023,
MPS_ISO_LSB_256 = 0x00,
MPS_ISO_MSB_256 = 0x01,
MPS_ISO_LSB_512 = 0x00,
MPS_ISO_MSB_512 = 0x02,
MPS_ISO_LSB_1023 = 0xff,
MPS_ISO_MSB_1023 = 0x03
} XLLP_UDC_EP_MPS_T;

// Enumerate UDC Endpoint Double Buffering Enabled/Disabled
typedef enum XLLP_UDC_EP_DOUBLE_BUFF_E
{
DB_DIS = 0,
DB_EN = 1
} XLLP_UDC_EP_DOUBLE_BUFF_T;

// Enumerate UDC Endpoint Enabled/Disabled
typedef enum XLLP_UDC_EP_ENABLED_E
{
EP_DIS = 0,
EP_EN = 1
} XLLP_UDC_EP_ENABLED_T;

// Enumerate UDC Endpoint Interrupts
typedef enum XLLP_UDC_EP_INTERRUPT_TYPE_E
{
PACKET_COMPL_INT = 0,
FIFO_ERROR_INT = 1
} XLLP_UDC_EP_INTERRUPT_TYPE_T;

// Enumerate EP0 State machine
typedef enum XLLP_UDC_EP0_STATE_E
{
EP0_IDLE_STATE = 0,
EP0_OUT_DATA_STATE = 1,
EP0_IN_DATA_STATE = 2,
EP0_END_XFER_STATE = 3,
EP0_JUMP_TO_IDLE = 0xfe
} XLLP_UDC_EP0_STATE_T;

// Enumerate Request types
typedef enum XLLP_UDC_USB_REQUEST_TYPE_E
{
STANDARD_REQ = 0x00,
CLASS_REQ = 0x01,
VENDOR_REQ = 0x02
} XLLP_UDC_USB_REQUEST_TYPE_T;

// Enumerate USB Standard Request types
typedef enum XLLP_UDC_USB_STANDARD_REQ_E
{
GET_STATUS = 0x00,
CLEAR_FEATURE = 0x01,
SET_FEATURE = 0x03,
SET_ADDRESS = 0x05,
GET_DESCRIPTOR = 0x06,
SET_DESCRIPTOR = 0x07,
GET_CONFIGURATION = 0x08,
SET_CONFIGURATION = 0x09,
GET_INTERFACE = 0x0a,
SET_INTERFACE = 0x0b,
SYNC_FRAME = 0x0c
} XLLP_UDC_USB_STANDARD_REQ_T;

// USB Descriptor types
typedef enum XLLP_UDC_USB_DESCRIPTORS_E
{
DEVICE_DESCRIPTOR = 0x01,
CONFIG_DESCRIPTOR = 0x02,
STRING_DESCRIPTOR = 0x03,
INTERFACE_DESCRIPTOR = 0x04,
ENDPOINT_DESCRIPTOR = 0x05
} XLLP_UDC_USB_DESCRIPTORS_T;

// Enumerate Vendor Requests
typedef enum XLLP_UDC_VENDOR_REQ_E
{
VENDOR_SETUP_IN_EP = 0x01,
VENDOR_SETUP_OUT_EP = 0x02,
VENDOR_SETUP_INT_EP = 0x03,
VENDOR_SETUP_LOOPBACK = 0x04
} XLLP_UDC_VENDOR_REQ_T;

/*
************************************************************************************
* DATA TYPES
************************************************************************************
*/

// USB Device Descriptor structure
typedef struct XLLP_UDC_USB_DEVICE_DESCRIPTOR_S
{
XLLP_UINT8_T bLength;
XLLP_UINT8_T bDescriptorType;
XLLP_UINT16_T bcdUSB;
XLLP_UINT8_T bDeviceClass;
XLLP_UINT8_T bDeviceSubClass;
XLLP_UINT8_T bDeviceProtocol;
XLLP_UINT8_T bMaxPacketSize0;
XLLP_UINT16_T idVendor;
XLLP_UINT16_T idProduct;
XLLP_UINT16_T bcdDevice;
XLLP_UINT8_T iManufacturer;
XLLP_UINT8_T iProduct;
XLLP_UINT8_T iSerialNumber;
XLLP_UINT8_T bNumConfigurations;
} XLLP_UDC_USB_DEVICE_DESCRIPTOR_T, P_XLLP_UDC_USB_DEVICE_DESCRIPTOR_T;

// USB Setup transaction structure
typedef struct XLLP_UDC_USB_SETUP_DATA_S
{
XLLP_UINT8_T bmRequestType;
XLLP_UINT8_T bRequest;
XLLP_UINT16_T wValue;
XLLP_UINT16_T wIndex;
XLLP_UINT16_T wLength;
} XLLP_UDC_USB_SETUP_DATA_T, *P_XLLP_UDC_USB_SETUP_DATA_T;

// UDC Control Transfer structure
typedef struct XLLP_UDC_USB_CTRL_XFER_S
{
XLLP_UINT32_T statusEp0;
P_XLLP_UINT32_T pTxBuffEp0;
P_XLLP_UINT32_T pRxBuffEp0;
XLLP_UINT32_T outDataEp0[64];
XLLP_UINT16_T descIndexEp0;
XLLP_UINT16_T descTypeEp0;
XLLP_UINT32_T dataLengthEp0;
} XLLP_UDC_USB_CTRL_XFER_T, *P_XLLP_UDC_USB_CTRL_XFER_T;

// UDC Vendor Request structure
typedef struct XLLP_UDC_VENDOR_REQ_DATA_S
{
XLLP_UINT8_T recipient;
XLLP_UINT8_T vendorReqType;
XLLP_UINT16_T vendorReqEndpointNum;
XLLP_UINT32_T vendorReqXferLength;
XLLP_BOOL_T vendorReqComplete;
} XLLP_UDC_VENDOR_REQ_DATA_T, *P_XLLP_UDC_VENDOR_REQ_DATA_T;

// UDC Interrupt statistics structure
typedef struct XLLP_UDC_INT_STATISTICS_S
{
XLLP_UINT32_T ResetIntCount;
XLLP_UINT32_T SuspendIntCount;
XLLP_UINT32_T ResumeIntCount;
XLLP_UINT32_T SOFIntCount;
XLLP_UINT32_T ConfigIntCount;
XLLP_UINT32_T EpIntCount[XLLP_UDC_MAX_EP_NUM];

P_XLLP_UINT32_T pRegDbg;
XLLP_UINT32_T totalCapturedCnt;
} XLLP_UDC_INT_STATISTICS_T, *P_XLLP_UDC_INT_STATISTICS_T;

// UDC Endpoints transfers structure
typedef struct XLLP_UDC_XFER_S
{
// XsDmaDescriptorElementsT * firstDescVtP;
P_XLLP_UINT32_T pDataEp;
XLLP_UINT32_T dmaChannel;
XLLP_UINT32_T xferLength;
XLLP_UINT32_T xferDataCounter;
XLLP_UINT32_T maxPacketSize;
XLLP_BOOL_T TxXferComplete;
XLLP_BOOL_T RxXferComplete;
XLLP_BOOL_T RxBlockXferComplete;
XLLP_BOOL_T enableLoopback;
} XLLP_UDC_XFER_T, *P_XLLP_UDC_XFER_T;

wangxin_801115 2009-01-09

打赏
举报

// UDC Endpoint 0 Control/Status Register (UDCCSR0)
#define XLLP_UDC_UDCCSR0_OPC ( 0x1U << 0 ) // OUT packet to endpoint zero received
#define XLLP_UDC_UDCCSR0_IPR ( 0x1U << 1 ) // Packet has been written to endpoint zero FIFO
#define XLLP_UDC_UDCCSR0_FTF ( 0x1U << 2 ) // Flush the Tx FIFO
#define XLLP_UDC_UDCCSR0_SST ( 0x1U << 4 ) // UDC sent stall handshake
#define XLLP_UDC_UDCCSR0_FST ( 0x1U << 5 ) // Force the UDC to issue a stall handshake
#define XLLP_UDC_UDCCSR0_RNE ( 0x1U << 6 ) // There is unread data in the Rx FIFO
#define XLLP_UDC_UDCCSR0_SA ( 0x1U << 7 ) // Current packet in FIFO is part of UDC setup command

// UDC Endpoint Control/Status Registers A-X
#define XLLP_UDC_UDCCSR_FS ( 0x1U << 0 ) // FIFO needs service
#define XLLP_UDC_UDCCSR_PC ( 0x1U << 1 ) // Packet Complete
#define XLLP_UDC_UDCCSR_EFE ( 0x1U << 2 ) // Endpoint FIFO error
#define XLLP_UDC_UDCCSR_DME ( 0x1U << 3 ) // DMA Enable
#define XLLP_UDC_UDCCSR_SST ( 0x1U << 4 ) // Sent STALL
#define XLLP_UDC_UDCCSR_FST ( 0x1U << 5 ) // Force STALL
#define XLLP_UDC_UDCCSR_BNE ( 0x1U << 6 ) // Buffer not empty/full
#define XLLP_UDC_UDCCSR_SP ( 0x1U << 7 ) // Short Packet
#define XLLP_UDC_UDCCSR_FEF ( 0x1U << 8 ) // Flash Endpoint FIFO
#define XLLP_UDC_UDCCSR_DPE ( 0x1U << 9 ) // Data Packet Error

// UDC Endpoint A-X Configuration Registers
#define XLLP_UDC_UDCCRZ_EE ( 0x1U << 0 ) // Endpoint Enable
#define XLLP_UDC_UDCCRZ_DE_SHIFT 1
#define XLLP_UDC_UDCCRZ_DE ( 0x1U << 1 ) // Double-buffering Enable
#define XLLP_UDC_UDCCRZ_MPS_SHIFT 2
#define XLLP_UDC_UDCCRZ_MPS_MASK ( 0x3FFU << XLLP_UDC_UDCCRZ_MPS_SHIFT) // Maximum Packet Size
#define XLLP_UDC_UDCCRZ_ED_SHIFT 12
#define XLLP_UDC_UDCCRZ_ED ( 0x1U << 12 ) // Endpoint Direction
#define XLLP_UDC_UDCCRZ_ET_SHIFT 13
#define XLLP_UDC_UDCCRZ_ET_MASK ( 0x3U << XLLP_UDC_UDCCRZ_ET_SHIFT) // Endoint Type
#define XLLP_UDC_UDCCRZ_EN_SHIFT 15
#define XLLP_UDC_UDCCRZ_EN_MASK ( 0xFU << XLLP_UDC_UDCCRZ_EN_SHIFT) // Endoint Number
#define XLLP_UDC_UDCCRZ_AISN_SHIFT 19
#define XLLP_UDC_UDCCRZ_AISN_MASK ( 0x7U << XLLP_UDC_UDCCRZ_AISN_SHIFT) // Interface Alternate Settings Number
#define XLLP_UDC_UDCCRZ_IN_SHIFT 22
#define XLLP_UDC_UDCCRZ_IN_MASK ( 0x7U << XLLP_UDC_UDCCRZ_IN_SHIFT) // Interface Number
#define XLLP_UDC_UDCCRZ_CN_SHIFT 25
#define XLLP_UDC_UDCCRZ_CN_MASK ( 0x3U << XLLP_UDC_UDCCRZ_CN_SHIFT) // Configuration Number

#define XLLP_UDC_UDCBCR_BC_MASK 0x3ff

#define XLLP_UDC_MAX_EP_NUM 24
#define XLLP_UDC_USB_MAX_EP_NUM 16

#define XLLP_UDC_REQ_TYPE_MASK (0x3 << 5) // Used to identify a Request Type
#define XLLP_USB_REQ_RECIPIENT_MASK 0x1f

#define XLLP_DMA_BUFF_SIZE_MIN 32
#define XLLP_OUT_EP_BUFF_SIZE 4064
#define XLLP_OUT_EP_NUM_BUFF 4

// Enumerate UDC Endpoints
typedef enum XLLP_UDC_EP_E
{
ENDPOINT_0 = 0,
ENDPOINT_A,
ENDPOINT_B,
ENDPOINT_C,
ENDPOINT_D,
ENDPOINT_E,
ENDPOINT_F,
ENDPOINT_G,
ENDPOINT_H,
ENDPOINT_I,
ENDPOINT_J,
ENDPOINT_K,
ENDPOINT_L,
ENDPOINT_M,
ENDPOINT_N,
ENDPOINT_P,
ENDPOINT_Q,
ENDPOINT_R,
ENDPOINT_S,
ENDPOINT_T,
ENDPOINT_U,
ENDPOINT_V,
ENDPOINT_W,
ENDPOINT_X
} XLLP_UDC_EP_T;

// Enumerate USB Endpoints
typedef enum XLLP_UDC_USB_EP_E
{
USB_EP_0 = 0,
USB_EP_1,
USB_EP_2,
USB_EP_3,
USB_EP_4,
USB_EP_5,
USB_EP_6,
USB_EP_7,
USB_EP_8,
USB_EP_9,
USB_EP_10,
USB_EP_11,
USB_EP_12,
USB_EP_13,
USB_EP_14,
USB_EP_15
} XLLP_UDC_USB_EP_T;

// Enumerate UDC Interrupts
typedef enum XLLP_UDC_INTERRUPTS_E
{
INT_ENDPOINT_0 = 0,
INT_ENDPOINT_A,
INT_ENDPOINT_B,
INT_ENDPOINT_C,
INT_ENDPOINT_D,
INT_ENDPOINT_E,
INT_ENDPOINT_F,
INT_ENDPOINT_G,
INT_ENDPOINT_H,
INT_ENDPOINT_I,
INT_ENDPOINT_J,
INT_ENDPOINT_K,
INT_ENDPOINT_L,
INT_ENDPOINT_M,
INT_ENDPOINT_N,
INT_ENDPOINT_P = 15,

INT_ENDPOINT_Q = 16,
INT_ENDPOINT_R,
INT_ENDPOINT_S,
INT_ENDPOINT_T,
INT_ENDPOINT_U,
INT_ENDPOINT_V,
INT_ENDPOINT_W,
INT_ENDPOINT_X,

INT_RESET = 27,
INT_SUSPEND = 28,
INT_RESUME = 29,
INT_SOF = 30,
INT_CONFIG = 31
} XLLP_UDC_INTERRUPTS_T;

wangxin_801115 2009-01-09

打赏
举报

// OTG specific
#define XLLP_UDC_UDCOTGICR_IEIDF ( 0x1U << 0 ) // OTG Interrupt Enable: OTG ID Change, Falling Edge
#define XLLP_UDC_UDCOTGICR_IEIDR ( 0x1U << 1 ) // OTG Interrupt Enable: OTG ID Change, Rising Edge
#define XLLP_UDC_UDCOTGICR_IESDF ( 0x1U << 2 ) // OTG Interrupt Enable: SRP Detect, Falling Edge
#define XLLP_UDC_UDCOTGICR_IESDR ( 0x1U << 3 ) // OTG Interrupt Enable: SRP Detect, Rising Edge
#define XLLP_UDC_UDCOTGICR_IESVF ( 0x1U << 4 ) // OTG Interrupt Enable: Session Valid, Falling Edge
#define XLLP_UDC_UDCOTGICR_IESVR ( 0x1U << 5 ) // OTG Interrupt Enable: Session Valid, Rising Edge
#define XLLP_UDC_UDCOTGICR_IEVV44F ( 0x1U << 6 ) // OTG Interrupt Enable: 4.4V Vbus Valid, Falling Edge
#define XLLP_UDC_UDCOTGICR_IEVV44R ( 0x1U << 7 ) // OTG Interrupt Enable: 4.4V Vbus Valid, Rising Edge
#define XLLP_UDC_UDCOTGICR_IEVV40F ( 0x1U << 8 ) // OTG Interrupt Enable: 4.0V Vbus Valid, Falling Edge
#define XLLP_UDC_UDCOTGICR_IEVV40R ( 0x1U << 9 ) // OTG Interrupt Enable: 4.0V Vbus Valid, Rising Edge
#define XLLP_UDC_UDCOTGICR_IEXF ( 0x1U << 16 ) // OTG Interrupt Enable: External Transceiver Interrupt, Falling Edge
#define XLLP_UDC_UDCOTGICR_IEXR ( 0x1U << 17 ) // OTG Interrupt Enable: External Transceiver Interrupt, Rising Edge
#define XLLP_UDC_UDCOTGICR_IESF ( 0x1U << 24 ) // OTG Interrupt Enable: OTG Set Feature Command Received

#define XLLP_UDC_UDCOTGISR_IEIDF ( 0x1U << 0 ) // OTG Interrupt Enable: OTG ID Change, Falling Edge
#define XLLP_UDC_UDCOTGISR_IEIDR ( 0x1U << 1 ) // OTG Interrupt Enable: OTG ID Change, Rising Edge
#define XLLP_UDC_UDCOTGISR_IESDF ( 0x1U << 2 ) // OTG Interrupt Enable: SRP Detect, Falling Edge
#define XLLP_UDC_UDCOTGISR_IESDR ( 0x1U << 3 ) // OTG Interrupt Enable: SRP Detect, Rising Edge
#define XLLP_UDC_UDCOTGISR_IESVF ( 0x1U << 4 ) // OTG Interrupt Enable: Session Valid, Falling Edge
#define XLLP_UDC_UDCOTGISR_IESVR ( 0x1U << 5 ) // OTG Interrupt Enable: Session Valid, Rising Edge
#define XLLP_UDC_UDCOTGISR_IEVV44F ( 0x1U << 6 ) // OTG Interrupt Enable: 4.4V Vbus Valid, Falling Edge
#define XLLP_UDC_UDCOTGISR_IEVV44R ( 0x1U << 7 ) // OTG Interrupt Enable: 4.4V Vbus Valid, Rising Edge
#define XLLP_UDC_UDCOTGISR_IEVV40F ( 0x1U << 8 ) // OTG Interrupt Enable: 4.0V Vbus Valid, Falling Edge
#define XLLP_UDC_UDCOTGISR_IEVV40R ( 0x1U << 9 ) // OTG Interrupt Enable: 4.0V Vbus Valid, Rising Edge
#define XLLP_UDC_UDCOTGISR_IEXF ( 0x1U << 16 ) // OTG Interrupt Enable: External Transceiver Interrupt, Falling Edge
#define XLLP_UDC_UDCOTGISR_IEXR ( 0x1U << 17 ) // OTG Interrupt Enable: External Transceiver Interrupt, Rising Edge
#define XLLP_UDC_UDCOTGISR_IESF ( 0x1U << 24 ) // OTG Interrupt Enable: OTG Set Feature Command Received

#define XLLP_UDC_UP2OCR_CPVEN ( 0x1U << 0 ) // Charge Pump VBus Pulse Enable
#define XLLP_UDC_UP2OCR_CPVPE ( 0x1U << 1 ) // Charge Pump VBus Enable
#define XLLP_UDC_UP2OCR_DPPDE ( 0x1U << 2 ) // Host Port 2 Transceiver D+ Pull Down Enable
#define XLLP_UDC_UP2OCR_DMPDE ( 0x1U << 3 ) // Host Port 2 Transceiver D- Pull Down Enable
#define XLLP_UDC_UP2OCR_DPPUE ( 0x1U << 4 ) // Host Port 2 Transceiver D+ Pull Up Enable
#define XLLP_UDC_UP2OCR_DMPUE ( 0x1U << 5 ) // Host Port 2 Transceiver D- Pull Up Enable
#define XLLP_UDC_UP2OCR_DPPUBE ( 0x1U << 6 ) // Host Port 2 Transceiver D+ Pull Up Bypass Enable
#define XLLP_UDC_UP2OCR_DMPUBE ( 0x1U << 7 ) // Host Port 2 Transceiver D- Pull Up Bypass Enable
#define XLLP_UDC_UP2OCR_EXSP ( 0x1U << 8 ) // External Transceiver Speed Control
#define XLLP_UDC_UP2OCR_EXSUS ( 0x1U << 9 ) // External Transceiver Suspend Enable
#define XLLP_UDC_UP2OCR_IDON ( 0x1U << 10 ) // OTG ID Read Enable
#define XLLP_UDC_UP2OCR_HXS ( 0x1U << 16 ) // Host Port 2 Transceiver Output Select
#define XLLP_UDC_UP2OCR_HXOE ( 0x1U << 17 ) // Host Port 2 Transceiver Output Enable
#define XLLP_UDC_UP2OCR_CXOE ( 0x1U << 20 ) // Device Controller Transceiver Output Enable
#define XLLP_UDC_UP2OCR_SEOS_SHIFT ( 0x1U << 24 ) // Host Single Ended Output Select Shift (for location)
#define XLLP_UDC_UP2OCR_SEOS_MASK ( 0x7U << 24 ) // Host Single Ended Output Select Mask (for isolation)

#define XLLP_UDC_UP2OCR_SEOS_NO_SE 0 // no single ended functionality
#define XLLP_UDC_UP2OCR_SEOS_UHCP3_SE 1 // host port 3 single ended output through the internal otg transceiver
#define XLLP_UDC_UP2OCR_SEOS_UDC_SE 2 // client singled ended output through the internal otg transceiver
#define XLLP_UDC_UP2OCR_SEOS_UHCP2_SE 3 // host port 2 single ended output through the internal otg transceiver
#define XLLP_UDC_UP2OCR_SEOS_UDC_EX 4 // client singled ended output through the external otg transceiver
#define XLLP_UDC_UP2OCR_SEOS_UHC_EX 5 // host port 2 single ended output through the external otg transceiver
#define XLLP_UDC_UP2OCR_SEOS_EX_CTRL 6 // external transceiver control functions

#define XLLP_UDC_UP3OCR_CFG_SHIFT ( 0x1U << 0 ) // Host Port 3 Configuration (for location)
#define XLLP_UDC_UP3OCR_CFG_MASK ( 0x3U << 0 ) // Host Port 3 Configuration (for isolation)

#define XLLP_UDC_UP3OCR_CFG_P3_EHC 0 // Host port 3 connects to external host controller
#define XLLP_UDC_UP3OCR_CFG_P3_P2X_EDC 1 // Host port 3 connects to external device controller via host port 2 transceiver
#define XLLP_UDC_UP3OCR_CFG_P3_EDC 2 // Host port 3 connects to external device controller

wangxin_801115 2009-01-09

打赏
举报

// UDC Interrupt Control Register 1 (UDCICR1)
#define XLLP_UDC_UDCICR1_IEQ_0 ( 0x1U << 0 ) // Packet Complete Interrupt Enable - Endpoint Q
#define XLLP_UDC_UDCICR1_IEQ_1 ( 0x1U << 1 ) // FIFO Error Interrupt Enable - Endpoint Q
#define XLLP_UDC_UDCICR1_IER_0 ( 0x1U << 2 ) // Packet Complete Interrupt Enable - Endpoint R
#define XLLP_UDC_UDCICR1_IER_1 ( 0x1U << 3 ) // FIFO Error Interrupt Enable - Endpoint R
#define XLLP_UDC_UDCICR1_IES_0 ( 0x1U << 4 ) // Packet Complete Interrupt Enable - Endpoint S
#define XLLP_UDC_UDCICR1_IES_1 ( 0x1U << 5 ) // FIFO Error Interrupt Enable - Endpoint S
#define XLLP_UDC_UDCICR1_IET_0 ( 0x1U << 6 ) // Packet Complete Interrupt Enable - Endpoint T
#define XLLP_UDC_UDCICR1_IET_1 ( 0x1U << 7 ) // FIFO Error Interrupt Enable - Endpoint T
#define XLLP_UDC_UDCICR1_IEU_0 ( 0x1U << 8 ) // Packet Complete Interrupt Enable - Endpoint U
#define XLLP_UDC_UDCICR1_IEU_1 ( 0x1U << 9 ) // FIFO Error Interrupt Enable - Endpoint U
#define XLLP_UDC_UDCICR1_IEV_0 ( 0x1U << 10 ) // Packet Complete Interrupt Enable - Endpoint V
#define XLLP_UDC_UDCICR1_IEV_1 ( 0x1U << 11 ) // FIFO Error Interrupt Enable - Endpoint V
#define XLLP_UDC_UDCICR1_IEW_0 ( 0x1U << 12 ) // Packet Complete Interrupt Enable - Endpoint W
#define XLLP_UDC_UDCICR1_IEW_1 ( 0x1U << 13 ) // FIFO Error Interrupt Enable - Endpoint W
#define XLLP_UDC_UDCICR1_IEX_0 ( 0x1U << 14 ) // Packet Complete Interrupt Enable - Endpoint X
#define XLLP_UDC_UDCICR1_IEX_1 ( 0x1U << 15 ) // FIFO Error Interrupt Enable - Endpoint X
#define XLLP_UDC_UDCICR1_IERS ( 0x1U << 27 ) // Interrupt Enable - Reset
#define XLLP_UDC_UDCICR1_IESU ( 0x1U << 28 ) // Interrupt Enable - Suspend
#define XLLP_UDC_UDCICR1_IERU ( 0x1U << 29 ) // Interrupt Enable - Resume
#define XLLP_UDC_UDCICR1_IESOF ( 0x1U << 30 ) // Interrupt Enable - SOF
#define XLLP_UDC_UDCICR1_IECC ( 0x1U << 31 ) // Interrupt Enable - Configuration Change

#define XLLP_UDC_UDCICR1_EVENTS ( 0x1FU << 27 ) // Mask to enable all event interrupts
#define XLLP_UDC_UDCICR1_ENABLE_ALL 0xFFFF // Mask to enable all endpoint Q - X interrupts

// UDC Interrupt Status Register 0 (UDCICR0)
#define XLLP_UDC_UDCISR0_IR0_0 ( 0x1U << 0 ) // Packet Complete Interrupt Request - Endpoint 0
#define XLLP_UDC_UDCISR0_IR0_1 ( 0x1U << 1 ) // FIFO Error Interrupt Request - Endpoint 0
#define XLLP_UDC_UDCISR0_IRA_0 ( 0x1U << 2 ) // Packet Complete Interrupt Request - Endpoint A
#define XLLP_UDC_UDCISR0_IRA_1 ( 0x1U << 3 ) // FIFO Error Interrupt Request - Endpoint A
#define XLLP_UDC_UDCISR0_IRB_0 ( 0x1U << 4 ) // Packet Complete Interrupt Request - Endpoint B
#define XLLP_UDC_UDCISR0_IRB_1 ( 0x1U << 5 ) // FIFO Error Interrupt Request - Endpoint B
#define XLLP_UDC_UDCISR0_IRC_0 ( 0x1U << 6 ) // Packet Complete Interrupt Request - Endpoint C
#define XLLP_UDC_UDCISR0_IRC_1 ( 0x1U << 7 ) // FIFO Error Interrupt Request - Endpoint C
#define XLLP_UDC_UDCISR0_IRD_0 ( 0x1U << 8 ) // Packet Complete Interrupt Request - Endpoint D
#define XLLP_UDC_UDCISR0_IRD_1 ( 0x1U << 9 ) // FIFO Error Interrupt Request - Endpoint D
#define XLLP_UDC_UDCISR0_IRE_0 ( 0x1U << 10 ) // Packet Complete Interrupt Request - Endpoint E
#define XLLP_UDC_UDCISR0_IRE_1 ( 0x1U << 11 ) // FIFO Error Interrupt Request - Endpoint E
#define XLLP_UDC_UDCISR0_IRF_0 ( 0x1U << 12 ) // Packet Complete Interrupt Request - Endpoint F
#define XLLP_UDC_UDCISR0_IRF_1 ( 0x1U << 13 ) // FIFO Error Interrupt Request - Endpoint F
#define XLLP_UDC_UDCISR0_IRG_0 ( 0x1U << 14 ) // Packet Complete Interrupt Request - Endpoint G
#define XLLP_UDC_UDCISR0_IRG_1 ( 0x1U << 15 ) // FIFO Error Interrupt Request - Endpoint G
#define XLLP_UDC_UDCISR0_IRH_0 ( 0x1U << 16 ) // Packet Complete Interrupt Request - Endpoint H
#define XLLP_UDC_UDCISR0_IRH_1 ( 0x1U << 17 ) // FIFO Error Interrupt Request - Endpoint H
#define XLLP_UDC_UDCISR0_IRI_0 ( 0x1U << 18 ) // Packet Complete Interrupt Request - Endpoint I
#define XLLP_UDC_UDCISR0_IRI_1 ( 0x1U << 19 ) // FIFO Error Interrupt Request - Endpoint I
#define XLLP_UDC_UDCISR0_IRJ_0 ( 0x1U << 20 ) // Packet Complete Interrupt Request - Endpoint J
#define XLLP_UDC_UDCISR0_IRJ_1 ( 0x1U << 21 ) // FIFO Error Interrupt Request - Endpoint J
#define XLLP_UDC_UDCISR0_IRK_0 ( 0x1U << 22 ) // Packet Complete Interrupt Request - Endpoint K
#define XLLP_UDC_UDCISR0_IRK_1 ( 0x1U << 23 ) // FIFO Error Interrupt Request - Endpoint K
#define XLLP_UDC_UDCISR0_IRL_0 ( 0x1U << 24 ) // Packet Complete Interrupt Request - Endpoint L
#define XLLP_UDC_UDCISR0_IRL_1 ( 0x1U << 25 ) // FIFO Error Interrupt Request - Endpoint L
#define XLLP_UDC_UDCISR0_IRM_0 ( 0x1U << 26 ) // Packet Complete Interrupt Request - Endpoint M
#define XLLP_UDC_UDCISR0_IRM_1 ( 0x1U << 27 ) // FIFO Error Interrupt Request - Endpoint M
#define XLLP_UDC_UDCISR0_IRN_0 ( 0x1U << 28 ) // Packet Complete Interrupt Request - Endpoint N
#define XLLP_UDC_UDCISR0_IRN_1 ( 0x1U << 29 ) // FIFO Error Interrupt Request - Endpoint N
#define XLLP_UDC_UDCISR0_IRP_0 ( 0x1U << 30 ) // Packet Complete Interrupt Request - Endpoint P
#define XLLP_UDC_UDCISR0_IRP_1 ( 0x1U << 31 ) // FIFO Error Interrupt Request - Endpoint P

// UDC Interrupt Status Register 1 (UDCICR1)
#define XLLP_UDC_UDCISR1_IRQ_0 ( 0x1U << 0 ) // Packet Complete Interrupt Request - Endpoint Q
#define XLLP_UDC_UDCISR1_IRQ_1 ( 0x1U << 1 ) // FIFO Error Interrupt Request - Endpoint Q
#define XLLP_UDC_UDCISR1_IRR_0 ( 0x1U << 2 ) // Packet Complete Interrupt Request - Endpoint R
#define XLLP_UDC_UDCISR1_IRR_1 ( 0x1U << 3 ) // FIFO Error Interrupt Request - Endpoint R
#define XLLP_UDC_UDCISR1_IRS_0 ( 0x1U << 4 ) // Packet Complete Interrupt Request - Endpoint S
#define XLLP_UDC_UDCISR1_IRS_1 ( 0x1U << 5 ) // FIFO Error Interrupt Request - Endpoint S
#define XLLP_UDC_UDCISR1_IRT_0 ( 0x1U << 6 ) // Packet Complete Interrupt Request - Endpoint T
#define XLLP_UDC_UDCISR1_IRT_1 ( 0x1U << 7 ) // FIFO Error Interrupt Request - Endpoint T
#define XLLP_UDC_UDCISR1_IRU_0 ( 0x1U << 8 ) // Packet Complete Interrupt Request - Endpoint U
#define XLLP_UDC_UDCISR1_IRU_1 ( 0x1U << 9 ) // FIFO Error Interrupt Request - Endpoint U
#define XLLP_UDC_UDCISR1_IRV_0 ( 0x1U << 10 ) // Packet Complete Interrupt Request - Endpoint V
#define XLLP_UDC_UDCISR1_IRV_1 ( 0x1U << 11 ) // FIFO Error Interrupt Request - Endpoint V
#define XLLP_UDC_UDCISR1_IRW_0 ( 0x1U << 12 ) // Packet Complete Interrupt Request - Endpoint W
#define XLLP_UDC_UDCISR1_IRW_1 ( 0x1U << 13 ) // FIFO Error Interrupt Request - Endpoint W
#define XLLP_UDC_UDCISR1_IRX_0 ( 0x1U << 14 ) // Packet Complete Interrupt Request - Endpoint X
#define XLLP_UDC_UDCISR1_IRX_1 ( 0x1U << 15 ) // FIFO Error Interrupt Request - Endpoint X
#define XLLP_UDC_UDCISR1_IRRS ( 0x1U << 27 ) // Interrupt Request - Reset
#define XLLP_UDC_UDCISR1_IRSU ( 0x1U << 28 ) // Interrupt Request - Suspend
#define XLLP_UDC_UDCISR1_IRRU ( 0x1U << 29 ) // Interrupt Request - Resume
#define XLLP_UDC_UDCISR1_IRSOF ( 0x1U << 30 ) // Interrupt Request - SOF
#define XLLP_UDC_UDCISR1_IRCC ( 0x1U << 31 ) // Interrupt Request - Configuration Change

#define XLLP_UDC_UDCISR1_EVENTS ( 0x1FU << 27 ) // Mask to clear all event interrupts

wangxin_801115 2009-01-09

打赏
举报

#ifndef _xllp_udc_h
#define _xllp_udc_h

/*
************************************************************************************
* CONSTANTS
************************************************************************************
*/

// Masks for UDC Registers

// UDC Control Register (UDCCR)
#define XLLP_UDC_UDCCR_UDE ( 0x1U << 0 ) // UDC enabled
#define XLLP_UDC_UDCCR_UDA ( 0x1U << 1 ) // READ-ONLY: udc is active
#define XLLP_UDC_UDCCR_UDR ( 0x1U << 2 ) // Forces the usb out of suspend state
#define XLLP_UDC_UDCCR_EMCE ( 0x1U << 3 ) // The Endpoint memory config. has an error
#define XLLP_UDC_UDCCR_SMAC ( 0x1U << 4 ) // Switch Endpoint memory to Active config.
// Active interface and Alternate Interface
#define XLLP_UDC_UDCCR_AAISN_SHIFT 5 // Shift and a mask for the Alternate Interface
#define XLLP_UDC_UDCCR_AAISN_MASK ( 0x7U << XLLP_UDC_UDCCR_AAISN_SHIFT ) // Settings (0-7)
#define XLLP_UDC_UDCCR_AIN_SHIFT 8 // Shift and a mask for the Interface
#define XLLP_UDC_UDCCR_AIN_MASK ( 0x7U << XLLP_UDC_UDCCR_AIN_SHIFT ) // Number (0-7)
#define XLLP_UDC_UDCCR_ACN_SHIFT 11 // Shift and a mask for the Configuration
#define XLLP_UDC_UDCCR_ACN_MASK ( 0x3U << XLLP_UDC_UDCCR_ACN_SHIFT ) // Number (0-3)
#define XLLP_UDC_UDCCR_DRWF ( 0x1U << 16 ) // Device Remote Wakeup Feature

// otg support:
#define XLLP_UDC_UDCCR_BHNP ( 0x1U << 28 ) // B device Host Negotiation Protocol Enable
#define XLLP_UDC_UDCCR_AHNP ( 0x1U << 29 ) // A device Host Negotiation Protocol Enable
#define XLLP_UDC_UDCCR_AALTHNP ( 0x1U << 30 ) // A device Alternate Host Negotiation Protocol Enable
#define XLLP_UDC_UDCCR_OEN ( 0x1U << 31 ) // OTG enable

// UDC Interrupt Control Register 0 (UDCICR0)
#define XLLP_UDC_UDCICR0_IE0_0 ( 0x1U << 0 ) // Packet Complete Interrupt Enable - Endpoint 0
#define XLLP_UDC_UDCICR0_IE0_1 ( 0x1U << 1 ) // FIFO Error Interrupt Enable - Endpoint 0
#define XLLP_UDC_UDCICR0_IEA_0 ( 0x1U << 2 ) // Packet Complete Interrupt Enable - Endpoint A
#define XLLP_UDC_UDCICR0_IEA_1 ( 0x1U << 3 ) // FIFO Error Interrupt Enable - Endpoint A
#define XLLP_UDC_UDCICR0_IEB_0 ( 0x1U << 4 ) // Packet Complete Interrupt Enable - Endpoint B
#define XLLP_UDC_UDCICR0_IEB_1 ( 0x1U << 5 ) // FIFO Error Interrupt Enable - Endpoint B
#define XLLP_UDC_UDCICR0_IEC_0 ( 0x1U << 6 ) // Packet Complete Interrupt Enable - Endpoint C
#define XLLP_UDC_UDCICR0_IEC_1 ( 0x1U << 7 ) // FIFO Error Interrupt Enable - Endpoint C
#define XLLP_UDC_UDCICR0_IED_0 ( 0x1U << 8 ) // Packet Complete Interrupt Enable - Endpoint D
#define XLLP_UDC_UDCICR0_IED_1 ( 0x1U << 9 ) // FIFO Error Interrupt Enable - Endpoint D
#define XLLP_UDC_UDCICR0_IEE_0 ( 0x1U << 10 ) // Packet Complete Interrupt Enable - Endpoint E
#define XLLP_UDC_UDCICR0_IEE_1 ( 0x1U << 11 ) // FIFO Error Interrupt Enable - Endpoint E
#define XLLP_UDC_UDCICR0_IEF_0 ( 0x1U << 12 ) // Packet Complete Interrupt Enable - Endpoint F
#define XLLP_UDC_UDCICR0_IEF_1 ( 0x1U << 13 ) // FIFO Error Interrupt Enable - Endpoint F
#define XLLP_UDC_UDCICR0_IEG_0 ( 0x1U << 14 ) // Packet Complete Interrupt Enable - Endpoint G
#define XLLP_UDC_UDCICR0_IEG_1 ( 0x1U << 15 ) // FIFO Error Interrupt Enable - Endpoint G
#define XLLP_UDC_UDCICR0_IEH_0 ( 0x1U << 16 ) // Packet Complete Interrupt Enable - Endpoint H
#define XLLP_UDC_UDCICR0_IEH_1 ( 0x1U << 17 ) // FIFO Error Interrupt Enable - Endpoint H
#define XLLP_UDC_UDCICR0_IEI_0 ( 0x1U << 18 ) // Packet Complete Interrupt Enable - Endpoint I
#define XLLP_UDC_UDCICR0_IEI_1 ( 0x1U << 19 ) // FIFO Error Interrupt Enable - Endpoint I
#define XLLP_UDC_UDCICR0_IEJ_0 ( 0x1U << 20 ) // Packet Complete Interrupt Enable - Endpoint J
#define XLLP_UDC_UDCICR0_IEJ_1 ( 0x1U << 21 ) // FIFO Error Interrupt Enable - Endpoint J
#define XLLP_UDC_UDCICR0_IEK_0 ( 0x1U << 22 ) // Packet Complete Interrupt Enable - Endpoint K
#define XLLP_UDC_UDCICR0_IEK_1 ( 0x1U << 23 ) // FIFO Error Interrupt Enable - Endpoint K
#define XLLP_UDC_UDCICR0_IEL_0 ( 0x1U << 24 ) // Packet Complete Interrupt Enable - Endpoint L
#define XLLP_UDC_UDCICR0_IEL_1 ( 0x1U << 25 ) // FIFO Error Interrupt Enable - Endpoint L
#define XLLP_UDC_UDCICR0_IEM_0 ( 0x1U << 26 ) // Packet Complete Interrupt Enable - Endpoint M
#define XLLP_UDC_UDCICR0_IEM_1 ( 0x1U << 27 ) // FIFO Error Interrupt Enable - Endpoint M
#define XLLP_UDC_UDCICR0_IEN_0 ( 0x1U << 28 ) // Packet Complete Interrupt Enable - Endpoint N
#define XLLP_UDC_UDCICR0_IEN_1 ( 0x1U << 29 ) // FIFO Error Interrupt Enable - Endpoint N
#define XLLP_UDC_UDCICR0_IEP_0 ( 0x1U << 30 ) // Packet Complete Interrupt Enable - Endpoint P
#define XLLP_UDC_UDCICR0_IEP_1 ( 0x1U << 31 ) // FIFO Error Interrupt Enable - Endpoint P

#define XLLP_UDC_UDCICR0_ENABLE_ALL 0xFFFFFFFE // Mask to enable all endpoint A - P interrupts

shuiyan 2009-01-08

打赏
举报

270的wince6？高级。哪家的？
开发板总有个默认OS版本，应该是提供全部源码的，要过来做参考就是了。做的动作差不多，毕竟eboot不复杂。不像驱动因为跟系统相关，不同版本的OS间同样的设备驱动会有一些大的改动。

skertone 2009-01-08

打赏
举报

To:[Wangxin]

我们这个公司是禁了QQ的啊，唉。。。

还有就是：感谢楼上两位的问答提供的关键词，我在网上翻到了

http://download.csdn.net/source/644859

但这也是For CE5.0 没有哪两个头文件

singlerace 2009-01-08

打赏
举报

[Quote=引用 5 楼 shuiyan 的回复:]
270的wince6？高级。哪家的？
开发板总有个默认OS版本，应该是提供全部源码的，要过来做参考就是了。做的动作差不多，毕竟eboot不复杂。不像驱动因为跟系统相关，不同版本的OS间同样的设备驱动会有一些大的改动。
[/Quote]
MainstoneIII就是。

wangxin_801115 2009-01-07